Follow
Kanad Basu (কণাদ বসু)
Title
Cited by
Cited by
Year
Lossless data compression and real-time decompression
P Mishra, SW Seong, K Basu, W Wang, X Qin, C Murthy
US Patent App. 12/682,808, 2010
1722010
Processor description languages
P Mishra, N Dutt
Elsevier, 2011
1622011
Analyzing and mitigating the impact of permanent faults on a systolic array based neural network accelerator
JJ Zhang, T Gu, K Basu, S Garg
2018 IEEE 36th VLSI Test Symposium (VTS), 1-6, 2018
1422018
NIST Post-Quantum CryptographyA Hardware Evaluation Study
K Basu, D Soni, M Nabeel, R Karri
https://eprint.iacr.org/2019/047.pdf, 2019
1242019
RATS: Restoration-aware trace signal selection for post-silicon validation
K Basu, P Mishra
IEEE Transactions on Very Large Scale Integration (VLSI) Systems 21 (4), 605-613, 2012
942012
Test data compression using efficient bitmask and dictionary selection methods
K Basu, P Mishra
IEEE transactions on very large scale integration (VLSI) systems 18 (9 …, 2009
832009
Efficient trace signal selection for post silicon validation and debug
K Basu, P Mishra
2011 24th Internatioal Conference on VLSI Design, 352-357, 2011
732011
Efficient trace signal selection for post silicon validation and debug
K Basu, P Mishra
2011 24th Internatioal Conference on VLSI Design, 352-357, 2011
732011
Fault-tolerant Systolic Array Based Accelerators for Deep Neural Network Execution
J Zhang, K Basu, S Garg
IEEE Design and Test, 2019
662019
A Theoretical Study of Hardware Performance Counters-based Malware Detection
K Basu, P Krishnamurthy, F Khorrami, R Karri
IEEE Transactions on Information Forensics and Security, 2020
502020
CAD-Base: An Attack Vector into the Electronics Supply Chain.
K Basu, S Saeed, C Pilato, M Ashraf, M Nabeel, ...
ACM Transactions on Design Automation of Embedded Systems, 2019
442019
Hardware-assisted detection of firmware attacks in inverter-based cyberphysical microgrids
AP Kuruvila, I Zografopoulos, K Basu, C Konstantinou
International Journal of Electrical Power & Energy Systems 132, 107150, 2021
432021
Efficient combination of trace and scan signals for post silicon validation and debug
K Basu, P Mishra, P Patra
2011 IEEE International Test Conference, 1-8, 2011
412011
Toward functional safety of systolic array-based deep learning hardware accelerators
S Kundu, S Banerjee, A Raha, S Natarajan, K Basu
IEEE Transactions on Very Large Scale Integration (VLSI) Systems 29 (3), 485-498, 2021
392021
Special session: The recent advance in hardware implementation of post-quantum cryptography
J Xie, K Basu, K Gaj, U Guin
2020 IEEE 38th VLSI Test Symposium (VTS), 1-10, 2020
352020
Benchmarking at the frontier of hardware security: Lessons from logic locking
B Tan, R Karri, N Limaye, A Sengupta, O Sinanoglu, MM Rahman, ...
arXiv preprint arXiv:2006.06806, 2020
302020
A Hardware Evaluation Study of NIST Post-Quantum Cryptographic Signature schemes
D Soni, K Basu, M Nabeel, R Karri
Second-PQC-Standardization-Conference, 2019
302019
Efficient trace data compression using statically selected dictionary
K Basu, P Mishra
29th VLSI Test Symposium, 14-19, 2011
302011
Post-Silicon Validation and Debug
P Mishra, F Farahmandi
Springer International Publishing, 2019
272019
Satisfiability attack-resistant camouflaged two-dimensional heterostructure devices
A Wali, S Kundu, AJ Arnold, G Zhao, K Basu, S Das
ACS nano 15 (2), 3453-3467, 2021
262021
The system can't perform the operation now. Try again later.
Articles 1–20