Follow
Kunle Olukotun
Kunle Olukotun
Cadence Design Systems Professor of Computer Science, Stanford University
Verified email at stanford.edu - Homepage
Title
Cited by
Cited by
Year
Map-reduce for machine learning on multicore
CT Chu, S Kim, YA Lin, YY Yu, G Bradski, K Olukotun, A Ng
Advances in neural information processing systems 19, 2006
18562006
Niagara: A 32-way multithreaded sparc processor
P Kongetira, K Aingaran, K Olukotun
IEEE micro 25 (2), 21-29, 2005
13232005
STAMP: Stanford transactional applications for multi-processing
CC Minh, JW Chung, C Kozyrakis, K Olukotun
2008 IEEE International Symposium on Workload Characterization, 35-46, 2008
12922008
The case for a single-chip multiprocessor
K Olukotun, BA Nayfeh, L Hammond, K Wilson, K Chang
ACM Sigplan Notices 31 (9), 2-11, 1996
11681996
Transactional memory coherence and consistency
L Hammond, V Wong, M Chen, BD Carlstrom, JD Davis, B Hertzberg, ...
ACM SIGARCH Computer Architecture News 32 (2), 102, 2004
10272004
A single-chip multiprocessor
BA Nayfeh, K Olukotun
Computer 30 (9), 79-85, 1997
6541997
The stanford hydra cmp
L Hammond, BA Hubbert, M Siu, MK Prabhu, M Chen, K Olukolun
IEEE micro 20 (2), 71-84, 2000
5462000
Data speculation support for a chip multiprocessor
L Hammond, M Willey, K Olukotun
ACM SIGOPS Operating Systems Review 32 (5), 58-69, 1998
5401998
Accelerating CUDA graph algorithms at maximum warp
S Hong, SK Kim, T Oguntebi, K Olukotun
Acm Sigplan Notices 46 (8), 267-276, 2011
4812011
An effective hybrid transactional memory system with strong isolation guarantees
CC Minh, M Trautmann, JW Chung, A McDonald, N Bronson, J Casper, ...
Proceedings of the 34th annual international symposium on Computer …, 2007
4492007
Green-Marl: a DSL for easy and efficient graph analysis
S Hong, H Chafi, E Sedlar, K Olukotun
Proceedings of the seventeenth international conference on Architectural …, 2012
3952012
Efficient parallel graph exploration on multi-core CPU and GPU
S Hong, T Oguntebi, K Olukotun
2011 International Conference on Parallel Architectures and Compilation …, 2011
3932011
The Future of Microprocessors: Chip multiprocessors’ promise of huge performance gains is now a reality.
K Olukotun, L Hammond
Queue 3 (7), 26-29, 2005
3842005
REMARC: Reconfigurable multimedia array coprocessor
T Miyamori, K Olukotun
IEICE Transactions on information and systems 82 (2), 389-397, 1999
3651999
Liszt: a domain specific language for building portable mesh-based PDE solvers
Z DeVito, N Joubert, F Palacios, S Oakley, M Medina, M Barrientos, ...
Proceedings of 2011 international conference for high performance computing …, 2011
3282011
Dawnbench: An end-to-end deep learning benchmark and competition
C Coleman, D Narayanan, D Kang, T Zhao, J Zhang, L Nardi, P Bailis, ...
Training 100 (101), 102, 2017
3212017
Architectural semantics for practical transactional memory
A McDonald, JW Chung, BD Carlstrom, CC Minh, H Chafi, C Kozyrakis, ...
ACM SIGARCH Computer Architecture News 34 (2), 53-65, 2006
2992006
OptiML: an implicitly parallel domain-specific language for machine learning
A Sujeeth, HJ Lee, K Brown, T Rompf, H Chafi, M Wu, A Atreya, ...
Proceedings of the 28th International Conference on Machine Learning (ICML …, 2011
2982011
A practical concurrent binary search tree
NG Bronson, J Casper, H Chafi, K Olukotun
ACM Sigplan Notices 45 (5), 257-268, 2010
2812010
In search of speculative thread-level parallelism
JT Oplinger, DL Heine, MS Lam
1999 International Conference on Parallel Architectures and Compilation …, 1999
2701999
The system can't perform the operation now. Try again later.
Articles 1–20